I am a EC(Elctronics & Communication) engineer with 6 months of trainee experience in both VLSI and ASIC domains and currently working in ISRO from sept 2015 onwards. I have worked on modules for major task such as Linux, Verilog, System Verilog, and UVM during my training.